MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 770

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

USB on-the-go full-speed (OTG_FS)
770/995
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:8 Reserved
OTG_FS device endpoint-x interrupt register (OTG_FS_DIEPINTx) (x = 0..3,
where x = Endpoint_number)
Address offset: 0x908 + (Endpoint_number × 0x20)
Reset value: 0x0000 0080
This register indicates the status of an endpoint with respect to USB- and AHB-related
events. It is shown in
endpoints interrupt bit of the Core interrupt register (IEPINT in OTG_FS_GINTSTS) is set.
Before the application can read this register, it must first read the Device all endpoints
interrupt (OTG_FS_DAINT) register to get the exact endpoint number for the Device
endpoint-x interrupt register. The application must clear the appropriate bit in this register to
clear the corresponding bits in the OTG_FS_DAINT and OTG_FS_GINTSTS registers.
Bit 7 TXFE: Transmit FIFO empty
Bit 6 INEPNE: IN endpoint NAK effective
Bit 5 Reserved
Bit 4 ITTXFE: IN token received when TxFIFO is empty
Bit 3 TOC: Timeout condition
Bit 2 Reserved.
Bit 1 EPDISD: Endpoint disabled interrupt
This interrupt is asserted when the TxFIFO for this endpoint is either half or completely empty.
The half or completely empty status is determined by the TxFIFO Empty Level bit in the Core
AHB Configuration register (TXFELVL bit in OTG_FS_GAHBCFG).
This bit can be cleared when the application clears the IN endpoint NAK by writing to the
CNAK bit in OTG_FS_DIEPCTLx.
This interrupt indicates that the core has sampled the NAK bit set (either by the application or
by the core). The interrupt indicates that the IN endpoint NAK bit set by the application has
taken effect in the core.
This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit
takes priority over a NAK bit.
Applies to non-periodic IN endpoints only.
Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic)
was empty. This interrupt is asserted on the endpoint for which the IN token was received.
Applies only to Control IN endpoints.
Indicates that the core has detected a timeout condition on the USB for the last IN token on
this endpoint.
This bit indicates that the endpoint is disabled per the application’s request.
Figure
Reserved
268. The application must read this register when the IN
Doc ID 13902 Rev 9
9
8
7
r
rc_
/rw
w1
6
5
rc_
w1
4
rc_
w1
3
RM0008
2
rc_
w1
1
rc_
w1
0