MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 634

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Inter-integrated circuit (I
634/995
Bus error (BERR)
This error occurs when the I
transfer. In this case,
●
●
Acknowledge failure (AF)
This error occurs when the interface detects a non-acknowledge bit. In this case,
●
●
Arbitration lost (ARLO)
This error occurs when the I
●
●
●
Overrun/underrun error (OVR)
An overrun error can occur in slave mode when clock stretching is disabled and the I
interface is receiving data. The interface has received a byte (RxNE=1) and the data in DR
has not been read, before the next byte is received by the interface. In this case,
●
●
Underrun error can occur in slave mode when clock stretching is disabled and the I
interface is transmitting data. The interface has not updated the DR with the next byte
(TxE=1), before the clock comes for the next byte. In this case,
●
●
For the first byte to be transmitted, the DR must be written after ADDR is cleared and before
the first SCL rising edge. If not possible, the receiver must discard the first data.
The BERR bit is set and an interrupt is generated if the ITERREN bit is set
In case of Slave: data is discarded and the lines are released by hardware:
–
–
The AF bit is set and an interrupt is generated if the ITERREN bit is set
A transmitter which receives a NACK must reset the communication:
–
–
the ARLO bit is set by hardware (and an interrupt is generated if the ITERREN bit is
set)
the I
the I
transfer, but it can acknowledge it after a repeated Start from the winning master.
lines are released by hardware
The last received byte is lost.
In case of Overrun error, software should clear the RxNE bit and the transmitter should
re-transmit the last received byte.
The same byte in the DR register will be sent again
The user should make sure that data received on the receiver side during an underrun
error are discarded and that the next bytes are written within the clock low time
specified in the I
2
2
in case of misplaced start, the slave considers it is a restart and waits for address,
or stop condition.
in case of misplaced stop, the slave reacts like for a stop condition and the lines
are released by hardware.
If Slave: lines are released by hardware
If Master: a Stop condition must be generated by software
C Interface goes automatically back to slave mode (the M/SL bit is cleared). When
C loses the arbitration, it is not able to acknowledge its slave address in the same
2
C) interface
2
C bus standard.
2
2
C interface detects a Stop or a Start condition during a byte
C interface detects an arbitration lost condition. In this case,
Doc ID 13902 Rev 9
2
RM0008
C
2
C