MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 69

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

RM0008
5.4.3
Note:
5.4.4
15
15
14
14
Bits 15:10 Reserved, always read as 0.
Bits 15:2 Reserved, always read as 0.
Bit 6:0 CAL[6:0]: Calibration value
Backup control register (BKP_CR)
Address offset: 0x30
Reset value: 0x0000 0000
Setting the TPAL and TPE bits at the same time is always safe, however resetting both at
the same time can generate a spurious Tamper event. For this reason it is recommended to
change the TPAL bit only when the TPE bit is reset.
Backup control/status register (BKP_CSR)
Address offset: 0x34
Reset value: 0x0000 0000
Bit 1 TPAL: TAMPER pin active level
Bit 0 TPE: TAMPER pin enable
Bit 9 TIF: Tamper interrupt flag
13
13
Reserved
0: A high level on the TAMPER pin resets all data backup registers (if TPE bit is set).
1: A low level on the TAMPER pin resets all data backup registers (if TPE bit is set).
0: The TAMPER pin is free for general purpose I/O
1: Tamper alternate I/O function is activated.
Note: This bit is reset only by a system reset and wakeup from Standby mode.
This value indicates the number of clock pulses that will be ignored every 2^20 clock pulses.
This allows the calibration of the RTC, slowing down the clock by steps of 1000000/2^20
PPM.
The clock of the RTC can be slowed down from 0 to 121PPM.
This bit is set by hardware when a Tamper event is detected and the TPIE bit is set. It is
cleared by writing 1 to the CTI bit (also clears the interrupt). It is also cleared if the TPIE bit
is reset.
0: No Tamper interrupt
1: A Tamper interrupt occurred
12
12
11
11
10
10
TIF
9
9
r
Reserved
Doc ID 13902 Rev 9
TEF
8
8
r
7
7
6
6
Reserved
5
5
4
4
Backup registers (BKP)
3
3
TPIE
rw
2
2
TPAL
CTI
rw
w
1
1
69/995
TPE
CTE
rw
w
0
0