MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 567

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
RM0008
31
15
30
14
Bit 31:6
Bits 6:4
CAN receive FIFO 0 register (CAN_RF0R)
Address offset: 0x0C
Reset value: 0x00
Bit 8 RQCP1
Bit 7 ABRQ0
Bit 3 TERR0
Bit 2 ALST0
Bit 1 TXOK0
Bit 0 RQCP0
Bit 5 RFOM0
29
13
Set by hardware when the last request (transmit or abort) has been performed.
Cleared by software writing a “1” or by hardware on transmission request (TXRQ1 set in
CAN_TI1R register).
Clearing this bit clears all the status bits (TXOK1, ALST1 and TERR1) for Mailbox 1.
Set by software to abort the transmission request for the corresponding mailbox.
Cleared by hardware when the mailbox becomes empty.
Setting this bit has no effect when the mailbox is not pending for transmission.
Reserved, forced by hardware to 0.
This bit is set when the previous TX failed due to an error.
This bit is set when the previous TX failed due to an arbitration lost.
The hardware updates this bit after each transmission attempt.
0: The previous transmission failed
1: The previous transmission was successful
This bit is set by hardware when the transmission request on mailbox 1 has been completed
successfully. Please refer to
Set by hardware when the last request (transmit or abort) has been performed.
Cleared by software writing a “1” or by hardware on transmission request (TXRQ0 set in
CAN_TI0R register).
Clearing this bit clears all the status bits (TXOK0, ALST0 and TERR0) for Mailbox 0.
Reserved, forced by hardware to 0.
Set by software to release the output mailbox of the FIFO. The output mailbox can only be
released when at least one message is pending in the FIFO. Setting this bit when the FIFO
is empty has no effect. If at least two messages are pending in the FIFO, the software has to
release the output mailbox to access the next message.
Cleared by hardware when the output mailbox has been released.
28
12
:
:
:
:
:
:
:
Arbitration lost for mailbox0
Transmission error of mailbox0
Transmission OK of mailbox0
Request completed mailbox1
Request completed mailbox0
Abort request for mailbox0
Release FIFO 0 output mailbox
27
11
Reserved
26
10
25
9
Doc ID 13902 Rev 9
Figure 198
24
8
Reserved
23
7
22
6
RFOM0 FOVR0 FULL0
21
rs
5
Controller area network (bxCAN)
rc_w1
20
4
rc_w1
19
3
Res.
18
2
17
1
FMP0[1:0]
r
567/995
16
0
r

Related parts for MCBSTM32EXL