MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 94

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Low-, medium- and high-density reset and clock control (RCC)
94/995
Bit 10 SDIOEN: SDIO clock enable
Bits 9
Bit 8 FSMCEN: FSMC clock enable
Bit 7
Bit 6 CRCEN: CRC clock enable
Bit 5
Bit 4 FLITFEN: FLITF clock enable
Bit 3
Bit 2 SRAMEN: SRAM interface clock enable
Bit 1 DMA2EN: DMA2 clock enable
Bit 0 DMA1EN: DMA1 clock enable
Set and cleared by software.
0: SDIO clock disabled
1: SDIO clock enabled
Reserved, always read as 0.
Set and cleared by software.
0: FSMC clock disabled
1: FSMC clock enabled
Reserved, always read as 0.
Set and cleared by software.
0: CRC clock disabled
1: CRC clock enabled
Reserved, always read as 0.
Set and cleared by software to disable/enable FLITF clock during sleep mode.
0: FLITF clock disabled during Sleep mode
1: FLITF clock enabled during Sleep mode
Reserved, always read as 0.
Set and cleared by software to disable/enable SRAM interface clock during Sleep mode.
0: SRAM interface clock disabled during Sleep mode.
1: SRAM interface clock enabled during Sleep mode
Set and cleared by software.
0: DMA2 clock disabled
1: DMA2 clock enabled
Set and cleared by software.
0: DMA1 clock disabled
1: DMA1 clock enabled
Doc ID 13902 Rev 9
RM0008

Related parts for MCBSTM32EXL