MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 751

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
RM0008
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:11 Reserved
OTG_FS host channel-x interrupt register (OTG_FS_HCINTx) (x = 0..7, where
x = Channel_number)
Address offset: 0x508 + (Channel_number × 0x20)
Reset value: 0x0000 0000
This register indicates the status of a channel with respect to USB- and AHB-related events.
It is shown in
interrupt bit in the Core interrupt register (HCINT bit in OTG_FS_GINTSTS) is set. Before
the application can read this register, it must first read the Host all channels interrupt
(OTG_FS_HAINT) register to get the exact channel number for the Host channel-x interrupt
register. The application must clear the appropriate bit in this register to clear the
corresponding bits in the OTG_FS_HAINT and OTG_FS_GINTSTS registers.
Bit 10 DTERR: Data toggle error
Bit 9 FRMOR: Frame overrun
Bit 8 BBERR: Babble error
Bit 7 TXERR: Transaction error
Bit 6 Reserved
Bit 5 ACK: ACK response received/transmitted interrupt
Bit 4 NAK: NAK response received interrupt
Bit 3 STALL: STALL response received interrupt
Bit 2 Reserved
Bit 1 CHH: Channel halted
Bit 0 XFRC: Transfer completed
Indicates one of the following errors occurred on the USB.
Indicates the transfer completed abnormally either because of any USB transaction error or in
response to disable request by the application.
Transfer completed normally without any errors.
CRC check failure
Timeout
Bit stuff error
False EOP
Figure
Reserved
268. The application must read this register when the Host channels
Doc ID 13902 Rev 9
USB on-the-go full-speed (OTG_FS)
rc_
w1
rc_
w1
9
rc_
w1
8
rc_
w1
7
6
rc_
w1
5
rc_
w1
4
rc_
w1
3
2
751/995
rc_
w1
1
rc_
w1
0

Related parts for MCBSTM32EXL