MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 537

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

RM0008
Note:
15
31
15
15
rw
-
-
14
30
14
14
rw
Bits 15:10 These bits are not used since packet size is limited by USB specifications to 1023 bytes. Their
-
-
Bits 15:1 ADDRn_TX[15:1]: Transmission buffer address
Bits 9:0 COUNTn_TX[9:0]: Transmission byte count
Transmission buffer address n (USB_ADDRn_TX)
Address offset: [USB_BTABLE] + n*16
USB local address: [USB_BTABLE] + n*8
Transmission byte count n (USB_COUNTn_TX)
Address offset: [USB_BTABLE] + n*16 + 4
USB local Address: [USB_BTABLE] + n*8 + 2
Double-buffered and Isochronous IN Endpoints have two USB_COUNTn_TX
registers: named USB_COUNTn_TX_1 and USB_COUNTn_TX_0 with the
following content.
Bit 0 Must always be written as ‘0’ since packet memory is word-wide and all packet buffers must be
13
29
13
13
rw
-
-
-
-
-
word-aligned.
value is not considered by the USB peripheral.
These bits contain the number of bytes to be transmitted by the endpoint associated with the
USB_EPnR register at the next IN token addressed to it.
These bits point to the starting address of the packet buffer containing data to be transmitted
by the endpoint associated with the USB_EPnR register at the next IN token addressed to it.
12
28
12
12
rw
-
-
11
rw
11
27
11
-
-
10
rw
10
26
10
-
-
rw
rw
25
rw
rw
9
9
9
ADDRn_TX[15:1]
Doc ID 13902 Rev 9
Universal serial bus full-speed device interface (USB)
24
rw
rw
rw
rw
8
8
8
rw
23
rw
rw
rw
7
7
7
22
rw
rw
rw
rw
6
6
6
COUNTn_TX_1[9:0]
COUNTn_TX_0[9:0]
COUNTn_TX[9:0]
rw
rw
21
rw
rw
5
5
5
rw
rw
20
rw
rw
4
4
4
rw
19
3
rw
rw
rw
3
3
rw
2
rw
18
rw
rw
2
2
rw
17
1
rw
rw
rw
1
1
537/995
rw
16
rw
rw
0
-
-
0
0