MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 322

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

General-purpose timer (TIMx)
322/995
The auto-reload register is preloaded. Writing to or reading from the auto-reload register
accesses the preload register. The content of the preload register are transferred into the
shadow register permanently or at each update event (UEV), depending on the auto-reload
preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter
reaches the overflow (or underflow when downcounting) and if the UDIS bit equals 0 in the
TIMx_CR1 register. It can also be generated by software. The generation of the update
event is described in detail for each configuration.
The counter is clocked by the prescaler output CK_CNT, which is enabled only when the
counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller
description to get more details on counter enabling).
Note that the actual counter enable signal CNT_EN is set 1 clock cycle after CEN.
Prescaler description
The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It
is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register).
It can be changed on the fly as this control register is buffered. The new prescaler ratio is
taken into account at the next update event.
Figure 100
ratio is changed on the fly:
Figure 100. Counter timing diagram with prescaler division change from 1 to 2
and
Prescaler control register
Figure 101
Timer clock = CK_CNT
Update event (UEV)
Prescaler counter
Prescaler buffer
Counter register
Write a new value in TIMx_PSC
give some examples of the counter behavior when the prescaler
CK_PSC
CNT_EN
Doc ID 13902 Rev 9
F7
0
0
0
F8
F9 FA FB FC
0
00
1
0 1
01
1
1
0 1
02
0 1
03
RM0008