MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 538

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Universal serial bus full-speed device interface (USB)
538/995
BLSIZE
15
rw
15
rw
14
rw
14
rw
Bits 15:1 ADDRn_RX[15:1]: Reception buffer address
Reception buffer address n (USB_ADDRn_RX)
Address offset: [USB_BTABLE] + n*16 + 8
USB local Address: [USB_BTABLE] + n*8 + 4
Reception byte count n (USB_COUNTn_RX)
Address offset: [USB_BTABLE] + n*16 + 12
USB local Address: [USB_BTABLE] + n*8 + 6
This table location is used to store two different values, both required during packet
reception. The most significant bits contains the definition of allocated buffer size, to allow
buffer overflow detection, while the least significant part of this location is written back by the
USB peripheral at the end of reception to give the actual number of received bytes. Due to
the restrictions on the number of available bits, buffer size is represented using the number
of allocated memory blocks, where block size can be selected to choose the trade-off
between fine-granularity/small-buffer and coarse-granularity/large-buffer. The size of
allocated buffer is a part of the endpoint descriptor and it is normally defined during the
enumeration process according to its maxPacketSize parameter value (See “Universal
Serial Bus Specification”).
Bit 0 This bit must always be written as ‘0’ since packet memory is word-wide and all packet buffers
13
rw
13
rw
NUM_BLOCK[4:0]
must be word-aligned.
These bits point to the starting address of the packet buffer, which will contain the data
received by the endpoint associated with the USB_EPnR register at the next OUT/SETUP
token addressed to it.
12
rw
12
rw
11
rw
11
rw
10
rw
10
rw
9
r
rw
9
ADDRn_RX[15:1]
Doc ID 13902 Rev 9
8
r
rw
8
7
r
rw
7
6
r
rw
6
COUNTn_RX[9:0]
5
r
rw
5
4
r
rw
4
3
r
rw
3
2
r
rw
2
1
r
rw
1
RM0008
0
r
0
-
-