MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 370

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

General-purpose timer (TIMx)
14.4.11
14.4.12
14.4.13
370/995
15
15
15
rw
rw
rw
14
14
rw
14
rw
rw
Bits 15:0 CCR1[15:0]: Capture/Compare 1 value
Bits 15:0 PSC[15:0]: Prescaler value
Bits 15:0 ARR[15:0]: Prescaler value
TIMx prescaler (TIMx_PSC)
Address offset: 0x28
Reset value: 0x0000
TIMx auto-reload register (TIMx_ARR)
Address offset: 0x2C
Reset value: 0x0000
TIMx capture/compare register 1 (TIMx_CCR1)
Address offset: 0x34
Reset value: 0x0000
13
rw
13
rw
13
rw
If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit
OC1PE). Else the preload value is copied in the active capture/compare 1 register when an
update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signaled on OC1 output.
If channel CC1is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (IC1).
The counter clock frequency CK_CNT is equal to f
PSC contains the value to be loaded in the active prescaler register at each update event.
ARR is the value to be loaded in the actual auto-reload register.
Refer to the
and behavior.
The counter is blocked while the auto-reload value is null.
12
rw
12
rw
12
rw
11
11
11
rw
rw
rw
Section 14.3.1: Time-base unit on page 321
10
rw
10
rw
10
rw
rw
rw
rw
9
9
9
Doc ID 13902 Rev 9
CCR1[15:0]
rw
rw
rw
8
8
ARR[15:0]
8
PSC[15:0]
rw
rw
rw
7
7
7
rw
rw
rw
6
6
6
CK_PSC
rw
rw
rw
5
5
5
for more details about ARR update
/ (PSC[15:0] + 1).
rw
rw
rw
4
4
4
rw
rw
rw
3
3
3
rw
rw
rw
2
2
2
rw
rw
rw
1
1
1
RM0008
rw
rw
rw
0
0
0