MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 925

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
RM0008
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
r
r
r
r
r
r
Bits 13:0 Reserved
Bits 31:0 TGFSCC: Transmitted good frames single collision counter
Bits 31:0 TGFMSCC: Transmitted good frames more single collision counter
r
r
Ethernet MMC transmitted good frames after a single collision counter
register (ETH_MMCTGFSCCR)
Address offset: 0x014C
Reset value: 0x0000 0000
This register contains the number of successfully transmitted frames after a single collision
in Half-duplex mode.
Ethernet MMC transmitted good frames after more than a single collision
counter register (ETH_MMCTGFMSCCR)
Address offset: 0x0150
Reset value: 0x0000 0000
This register contains the number of successfully transmitted frames after more than a
single collision in Half-duplex mode.
Bit 15 TGFMSCM: Transmitted good frames more single collision mask
Bit 14 TGFSCM: Transmitted good frames single collision mask
r
r
r
r
Setting this bit masks the interrupt when the transmitted good frames after more than a single
collision counter reaches half the maximum value.
Setting this bit masks the interrupt when the transmitted good frames after a single collision
counter reaches half the maximum value.
Transmitted good frames after a single collision counter.
Transmitted good frames after more than a single collision counter
r
r
r
r
r
r
r
r
r
r
Ethernet (ETH): media access control (MAC) with DMA controller
r
r
r
r
Doc ID 13902 Rev 9
r
r
r
r
TGFMSCC
TGFSCC
r
r
r
r
r
r
r
r
r
r
r
r
r
r
9
9
r
r
8
8
r
r
7
7
r
r
6
6
r
r
5
5
r
r
4
4
r
r
3
3
r
r
2
2
r
r
925/995
1
1
r
r
0
0
r
r

Related parts for MCBSTM32EXL