MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 771

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
RM0008
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:7 Reserved
OTG_FS device endpoint-x interrupt register (OTG_FS_DOEPINTx) (x = 0..3,
where x = Endpoint_number)
Address offset: 0xB08 + (Endpoint_number × 0x20)
Reset value: 0x0000 0080
This register indicates the status of an endpoint with respect to USB- and AHB-related
events. It is shown in
Endpoints Interrupt bit of the Core interrupt register (OEPINT bit in OTG_FS_GINTSTS) is
set. Before the application can read this register, it must first read the Device all endpoints
interrupt (OTG_FS_DAINT) register to get the exact endpoint number for the Device
Endpoint-x interrupt register. The application must clear the appropriate bit in this register to
clear the corresponding bits in the OTG_FS_DAINT and OTG_FS_GINTSTS registers.
Bit 0 XFRC: Transfer completed interrupt
Bit 6 B2BSTUP: Back-to-back SETUP packets received
Bit 5 Reserved
Bit 4 OTEPDIS: OUT token received when endpoint disabled
Bit 3 STUP: SETUP phase done
Bit 2 Reserved
Bit 1 EPDISD: Endpoint disabled interrupt
Bit 0 XFRC: Transfer completed interrupt
This field indicates that the programmed transfer is complete on the AHB as well as on the
USB, for this endpoint.
Applies to Control OUT endpoints only.
This bit indicates that the core has received more than three back-to-back SETUP packets for
this particular endpoint.
Applies only to control OUT endpoints.
Indicates that an OUT token was received when the endpoint was not yet enabled. This
interrupt is asserted on the endpoint for which the OUT token was received.
Applies to control OUT endpoints only.
Indicates that the SETUP phase for the control endpoint is complete and no more back-to-
back SETUP packets were received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.
This bit indicates that the endpoint is disabled per the application’s request.
This field indicates that the programmed transfer is complete on the AHB as well as on the
USB, for this endpoint.
Figure
Reserved
268. The application must read this register when the OUT
Doc ID 13902 Rev 9
USB on-the-go full-speed (OTG_FS)
9
8
7
rc_
/rw
w1
6
5
rc_
w1
4
rc_
w1
3
2
771/995
rc_
w1
1
rc_
w1
0

Related parts for MCBSTM32EXL