MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 630

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Inter-integrated circuit (I
24.3.3
Note:
630/995
I
In Master mode, the I
serial data transfer always begins with a Start condition and ends with a Stop condition.
Master mode is selected as soon as the Start condition is generated on the bus with a
START bit.
The following is the required sequence in master mode.
●
●
●
●
●
The peripheral input clock frequency must be at least:
●
●
Start condition
Setting the START bit causes the interface to generate a Start condition and to switch to
Master mode (M/SL bit set) when the BUSY bit is cleared.
In master mode, setting the START bit causes the interface to generate a ReStart condition
at the end of the current byte transfer.
Once the Start condition is sent:
●
Then the master waits for a read of the SR1 register followed by a write in the DR register
with the Slave address (see
2
C master mode
Program the peripheral input clock in I2C_CR2 Register in order to generate correct
timings
Configure the clock control registers
Configure the rise time register
Program the I2C_CR1 register to enable the peripheral
Set the START bit in the I2C_CR1 register to generate a Start condition
2 MHz in Standard mode
4 MHz in Fast mode
The SB bit is set by hardware and an interrupt is generated if the ITEVFEN bit is set.
2
C) interface
2
C interface initiates a data transfer and generates the clock signal. A
Figure 235
Doc ID 13902 Rev 9
&
Figure 236
Transfer sequencing EV5).
RM0008