MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 635

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

RM0008
24.3.5
24.3.6
SDA/SCL line control
●
●
SMBus
Introduction
The System Management Bus (SMBus) is a two-wire interface through which various
devices can communicate with each other and with the rest of the system. It is based on I
principles of operation. SMBus provides a control bus for system and power management
related tasks. A system may use SMBus to pass messages to and from devices instead of
toggling individual control lines.
The System Management Bus Specification refers to three types of devices. A slave is a
device that is receiving or responding to a command. A master is a device that issues
commands, generates the clocks, and terminates the transfer. A host is a specialized master
that provides the main interface to the system's CPU. A host must be a master-slave and
must support the SMBus host notify protocol. Only one host is allowed in a system.
Similarities between SMBus and I
●
●
●
●
Differences between SMBus and I
The following table describes the differences between SMBus and I
Table 170. SMBus vs. I
Max. speed 100 kHz
Min. clock speed 10 kHz
35 ms clock low timeout
Logic levels are fixed
If clock stretching is enabled:
–
–
If clock stretching is disabled in Slave mode:
–
–
–
2 wire bus protocol (1 Clk, 1 Data) + SMBus Alert line optional
Master-slave communication, Master provides clock
Multi master capability
SMBus data format similar to I
Transmitter mode: If TxE=1 and BTF=1: the interface holds the clock line low
before transmission to wait for the microcontroller to read SR1 and then write the
byte in the Data Register (both buffer and shift register are empty).
Receiver mode: If RxNE=1 and BTF=1: the interface holds the clock line low after
reception to wait for the microcontroller to read SR1 and then read the byte in the
Data Register (both buffer and shift register are full).
Overrun Error in case of RxNE=1 and no read of DR has been done before the
next byte is received. The last received byte is lost.
Underrun Error in case TxE=1 and no write into DR has been done before the next
byte must be transmitted. The same byte will be sent again.
Write Collision not managed.
SMBus
2
C
Doc ID 13902 Rev 9
2
C 7-bit addressing format
2
2
C
C
Max. speed 400 kHz
No minimum clock speed
No timeout
Logic levels are V
Inter-integrated circuit (I
(Figure
DD
dependent
2
I
2
C.
C
231).
2
C) interface
635/995
2
C