MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 612

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Serial peripheral interface (SPI)
Note:
23.4.6
612/995
Reception sequence
The operating mode is the same as for the transmission mode except for the point 1. where
the configuration should set the master reception mode using the I2SCFG[1:0] bits in the
SPI_I2SCFGR register.
Whatever the data length or the channel length, the audio data are received by 16-bit
packets. This means that each time the RX buffer is full, the RXNE flag in the SPI_SR
register is set and an interrupt is generated if the RXNEIE bit is set in the SPI_CR2 register.
Depending on the data length and channel length configuration, the audio value received for
a right or left channel may result from one or two receptions into the RX buffer.
The CHSIDE flag is updated each time data are received to be read from SPI_DR. It is
sensitive to the external WS line managed by the external master component.
Clearing the RXNE bit is performed by reading the SPI_DR register.
For more details about the read operations depending the I
to
If data are received while the precedent received data have not yet been read, an overrun is
generated and the OVR flag is set. If the bit ERRIE is set in the SPI_CR2 register, an
interrupt is generated to indicate the error.
To switch off the I
the last data reception. Even if I2SE is switched off while the last data is being transferred,
the clock and the transfer go on until the end of the last data transmission.
The external master components should have the capability to send/receive data on 16-bit
or 32-bit packet via an audio channel.
Status flags
Three status flags are provided for the application to fully monitor the state of the I
Busy flag (BSY)
This flag indicates the state of the I
busy communicating and/or that there is a valid data half-word in the Tx buffer awaiting
transmission. The purpose of this flag is to indicate if there is any communication ongoing
on the I
1.
2.
The Busy flag is reset as soon as a half-word is transmitted/received. It is set and cleared by
hardware. This flag can be monitored to avoid write collision errors. Writing to it has no
effect. It is meaningful only when the I2SE bit in the SPI_I2SCFGR register is set.
Tx buffer empty flag (TXE)
When set, this flag indicates that the Tx buffer is empty and the next data to be transmitted
can then be loaded into it. The TXE flag is reset when the Tx buffer already contains data to
be transmitted. It is also reset when the I
RX buffer not empty (RXNE)
When set, this flag indicates that there are valid received data in the RX Buffer. It is reset
when SPI_DR register is read.
Section 23.4.2: Supported audio
Data are written into the SPI_DR register in master mode
The CK clock is present in slave mode
2
S bus or not. This flag becomes set as soon as:
2
S in reception mode, I2SE has to be cleared during and before the end of
Doc ID 13902 Rev 9
2
S communication layer. It is set to indicate that the I
protocols.
2
S is disabled (I2SE bit is reset).
2
S standard mode selected, refer
2
S bus.
RM0008
2
S is