MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 633

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

RM0008
24.3.4
Closing the communication
The master sends a NACK for the last byte received from the slave. After receiving this
NACK, the slave releases the control of the SCL and SDA lines. Then the master can send
a Stop/Re-Start condition.
●
●
●
After the Stop condition generation, the interface goes automatically back to slave mode
(M/SL bit cleared).
Figure 236. Transfer sequence diagram for master receiver
1. If a single byte is received, it is NA.
2. The EV5, EV6 and EV9 events stretch SCL low until the end of the corresponding software sequence.
3. The EV7 software sequence must complete before the end of the current byte transfer.
4. The EV6_1 or EV7_1 software sequence must complete before the ACK pulse of the current byte transfer.
Error conditions
The following are the error conditions which may cause communication to fail.
In order to generate the non-acknowledge pulse after the last received data byte, the
ACK bit must be cleared just after reading the second last data byte (after second last
RxNE event).
In order to generate the Stop/Re-Start condition, software must set the STOP/START
bit just after reading the second last data byte (after the second last RxNE event).
In case a single byte is to be received, the Acknowledge disable and the Stop condition
generation are made just after EV6 (in EV6_1, just after ADDR is cleared).
Doc ID 13902 Rev 9
Inter-integrated circuit (I
2
C) interface
633/995