MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 59

no-image

MCBSTM32EXL

Manufacturer Part Number
MCBSTM32EXL
Description
BOARD EVALUATION FOR STM32F103ZE
Manufacturer
Keil
Datasheets

Specifications of MCBSTM32EXL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
RM0008
4.3.4
Table 9.
Table 10.
Stop mode
The Stop mode is based on the Cortex-M3 deepsleep mode combined with peripheral clock
gating. The voltage regulator can be configured either in normal or low-power mode. In Stop
mode, all clocks in the 1.8 V domain are stopped, the PLL, the HSI and the HSE RC
oscillators are disabled. SRAM and register contents are preserved.
In the Stop mode, all I/O pins keep the same state as in the Run mode.
Entering Stop mode
Refer to
To further reduce power consumption in Stop mode, the internal voltage regulator can be
put in low-power mode. This is configured by the LPDS bit of the
(PWR_CR).
If Flash memory programming is ongoing, the Stop mode entry is delayed until the memory
access is finished.
If an access to the APB domain is ongoing, The Stop mode entry is delayed until the APB
access is finished.
Mode entry
Mode exit
Wakeup latency
Mode entry
Mode exit
Wakeup latency
Sleep-now mode
Sleep-on-exit
Table 11
Sleep-now
Sleep-on-exit
for details on how to enter the Stop mode.
WFI (Wait for Interrupt) or WFE (Wait for Event) while:
– SLEEPDEEP = 0 and
– SLEEPONEXIT = 0
Refer to the Cortex™-M3 System Control register.
If WFI was used for entry:
If WFE was used for entry
None
WFI (wait for interrupt) while:
– SLEEPDEEP = 0 and
– SLEEPONEXIT = 1
Refer to the Cortex™-M3 System Control register.
Interrupt: refer to
None
Interrupt: Refer to
Wakeup event: Refer to
Doc ID 13902 Rev 9
Table 53: Vector table for other STM32F10xxx
Table 53: Vector table for other STM32F10xxx devices
Section 9.2.3: Wakeup event management
Description
Description
Power control register
Power control (PWR)
devices.
59/995

Related parts for MCBSTM32EXL