MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 648

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Inter-integrated circuit (I
648/995
Bit 3 ADD10: 10-bit header sent (Master mode)
Bit 2 BTF: Byte transfer finished
Bit 1 ADDR: Address sent (master mode)/matched (slave mode)
Bit 0 SB: Start bit (Master mode)
Note: ADD10 bit is not set after a NACK reception
Note: The BTF bit is not set after a NACK reception
Note: ADDR is not set after a NACK reception
0: No ADD10 event occurred.
1: Master has sent first address byte (header).
–Set by hardware when the master has sent the first byte in 10-bit address mode.
–Cleared by software reading the SR1 register followed by a write in the DR register of the
0: Data byte transfer not done
1: Data byte transfer succeeded
–Set by hardware when NOSTRETCH=0 and:
This bit is cleared by software reading SR1 register followed reading SR2, or by hardware
when PE=0.
Address matched (Slave)
0: Address mismatched or not received.
1: Received address matched.
–Set by hardware as soon as the received slave address matched with the OAR registers
Address sent (Master)
0: No end of address transmission
1: End of address transmission
–For 10-bit addressing, the bit is set after the ACK of the 2nd byte.
–For 7-bit addressing, the bit is set after the ACK of the byte.
0: No Start condition
1: Start condition generated.
–Set when a Start condition generated.
–Cleared by software by reading the SR1 register followed by writing the DR register, or by
second address byte, or by hardware when PE=0.
–In reception when a new byte is received (including ACK pulse) and DR has not been
–In transmission when a new byte should be sent and DR has not been written yet
–Cleared by software reading SR1 followed by either a read or write in the DR register or
content or a general call or a SMBus Device Default Address or SMBus Host or SMBus
Alert is recognized. (when enabled depending on configuration).
hardware when PE=0
read yet (RxNE=1).
(TxE=1).
by hardware after a start or a stop condition in transmission or when PE=0.
The BTF bit is not set if next byte to be transmitted is the PEC (TRA=1 in I2C_SR2
register and PEC=1 in I2C_CR1 register)
2
C) interface
Doc ID 13902 Rev 9
RM0008