MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 754

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

USB on-the-go full-speed (OTG_FS)
26.14.4
754/995
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:13 Reserved
Bits 12:11 PFIVL: Periodic frame interval
Bits 10:4 DAD: Device address
Bits 1:0 DSPD: Device speed
Device-mode registers
OTG_FS device configuration register (OTG_FS_DCFG)
Address offset: 0x800
Reset value: 0x0220 0000
This register configures the core in Device mode after power-on or after certain control
commands or enumeration. Do not make changes to this register after initial programming.
Bit 3 Reserved
Bit 2 NZLSOHSK: Non-zero-length status OUT handshake
Indicates the time within a frame at which the application must be notified using the end of
periodic frame interrupt. This can be used to determine if all the isochronous traffic for that
frame is complete.
The application must program this field after every SetAddress control command.
The application can use this field to select the handshake the core sends on receiving a
nonzero-length data packet during the OUT transaction of a control transfer’s Status stage.
Indicates the speed at which the application requires the core to enumerate, or the maximum
speed the application can support. However, the actual bus speed is determined only after the
chirp sequence is completed, and is based on the speed of the USB host to which the core is
connected.
00: 80% of the frame interval
01: 85% of the frame interval
10: 90% of the frame interval
11: 95% of the frame interval
1: Send a STALL handshake on a nonzero-length status OUT transaction and do not send
the received OUT packet to the application.
0: Send the received OUT packet to the application (zero-length or nonzero-length) and
send a handshake based on the NAK and STALL bits for the endpoint in the Device endpoint
control register.
00: Reserved
01: Reserved
10: Reserved
11: Full speed (USB 1.1 transceiver clock is 48 MHz)
Reserved
Doc ID 13902 Rev 9
rw
rw rw rw rw rw rw rw
9
8
7
6
5
4
3
rw rw rw
RM0008
2
1
0