HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 205

SH4 7760, 17 X17 256BGA, LCDC, U

HD6417760BL200AV

Manufacturer Part Number
HD6417760BL200AV
Description
SH4 7760, 17 X17 256BGA, LCDC, U
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet

Specifications of HD6417760BL200AV

Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
69
Program Memory Type
ROMless
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417760BL200AV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417760BL200AV
Manufacturer:
RENENAS
Quantity:
20 000
(6) Single Virtual Memory Mode and Multiple Virtual Memory Mode
There are two virtual memory systems, single virtual memory and multiple virtual memory, either
of which can be selected with the SV bit in MMUCR. In the single virtual memory system, a
number of processes run simultaneously, using virtual address space on an exclusive basis, and the
physical address corresponding to a particular virtual address is uniquely determined. In the
multiple virtual memory system, a number of processes run while sharing the virtual address
space, and particular virtual addresses may be translated into different physical addresses
depending on the process. The only difference between the single virtual memory and multiple
virtual memory systems in terms of operation is in the TLB address comparison method (see
section 6.3.3, Address Translation Method).
(7) Address Space Identifier (ASID)
In multiple virtual memory mode, an 8-bit address space identifier (ASID) is used to distinguish
between multiple processes running simultaneously while sharing the virtual address space.
Software can set the 8-bit ASID of the currently executing process in PTEH in the MMU. The
TLB does not have to be purged when processes are switched by means of ASID.
In single virtual memory mode, ASID is used to provide memory protection for multiple processes
running simultaneously while using the virtual address space on an exclusive basis.
Note: Two or more entries with the same virtual page number (VPN) but different ASID must
6.2
The following registers are related to MMU processing. For details on the addresses of these
registers and the state of registers in each operating mode, see section 32, List of Registers.
Table 6.1
Register Name
Page table entry high register
Page table entry low register
Page table entry assistance register PTEA
Translation table base register
TLB exception address register
MMU control register
not be set in the TLB simultaneously as a single virtual memory mode setting.
Register Descriptions
Register Configuration (1)
Abbrev.
PTEH
PTEL
TTB
TEA
MMUCR
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P4 Address
H'FF00 0000
H'FF00 0004
H'FF00 0034
H'FF00 0008
H'FF00 000C
H'FF00 0010
Rev. 2.00 Feb. 12, 2010 Page 121 of 1330
Area 7 Address Size
H'1F00 0000
H'1F00 0004
H'1F00 0034
H'1F00 0008
H'1F00 000C
H'1F00 0010
REJ09B0554-0200
32
32
32
32
32
32
Sync
Clock
Ick
Ick
Ick
Ick
Ick
Ick

Related parts for HD6417760BL200AV