HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 584

• Manufacturer Part Number: HD6417760BL200AV
• Description: SH4 7760, 17 X17 256BGA, LCDC, U
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417760BL200AV

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 69
• Program Memory Type: ROMless
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

• Turning On PLL Circuit 3
• Turning Off PLL Circuit 3
12.5.7
Before changing the DCK clock frequency division ratio, be sure to stop oscillation of PLL circuit
3.
1. Clear the PLL3EN bit in DCKDR to 0. Then set the clock frequency division ratio with the
2. Set the PLL3EN bit to 1.
3. The on-chip fixed timer starts counting up. At this time, an unstable clock is output to the DCK
4. After the on-chip fixed timer finishes counting, the DCKEN bit is set to 1 to indicate that DCK
12.5.8
The DCK pin can be switched between clock output and the high-impedance state by means of the
DCKOUT bit in DCKDR. When the DCK pin goes to the high-impedance state, it is pulled up.
Make the DCKOUT bit setting after stopping PLL circuit 3.
1.
Rev. 2.00 Feb. 12, 2010 Page 500 of 1330
REJ09B0554-0200
1. Set the PLL3EN bit in DCKDR to 1.
2. The on-chip fixed timer starts counting up. At this time, an unstable clock is output to the
3. After the on-chip fixed timer finishes counting, the DCKEN bit is set to 1 to indicate that
1. Clear the PLL3EN bit in DCKDR to 0.
DIV0 and DIV1 bits in DCKDR.
pin. The DCKEN bit is cleared to 0 to indicate that the DCK cannot be used.
oscillation has become stable.
Clear the PLL3EN bit in DCKDR to 0. Then set the DCK pin state with the DCKOUT bit.
DCK pin. The DCKEN bit is cleared to 0 to indicate that the DCK cannot be used.
DCK oscillation has become stable. For the time until the on-chip fixed timer finishes
counting (oscillation stabilization time), refer to section 33, Electrical Characteristics.
Changing DCK Output Clock Division Ratio
Controlling DCK Output Clock