HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 493

SH4 7760, 17 X17 256BGA, LCDC, U

HD6417760BL200AV

Manufacturer Part Number
HD6417760BL200AV
Description
SH4 7760, 17 X17 256BGA, LCDC, U
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet

Specifications of HD6417760BL200AV

Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
69
Program Memory Type
ROMless
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417760BL200AV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417760BL200AV
Manufacturer:
RENENAS
Quantity:
20 000
Bit
4
3
2
1
0
Notes: 1. Internal priority of the DMABRG: LCDC > A−B−C−D*
2. A = HAC(0)/SSI(0) transmission, B = HAC(0)/SSI(0) reception, C = HAC(1)/SSI(1)
3. A−B−C−D is the round-robin method.
4. This bit is not set to 1 when TMU channel 2 (input capture interrupt) or auto-request has
5. This bit is not set to 1 when DREQ1 is accepted in external request 2-channel mode.
6. This bit is not set to 1 when DREQ0 is accepted in external request 2-channel mode.
7. An address error (DMAOR.AE=1) or an NMI interrupt (DMAOR.NMIF=1) may result in
Bit Name
AL1
DS0
RL0
AL0
transmission, and D = HAC(1)/SSI(1) reception
been accepted.
REXn=1 although the corresponding channel accepts a DMA transfer request. For
details of an address error or NMI interrupt, refer to (2) Ending Transfer Simultaneously
on All Channels, in section 11.4.6 Ending DMA Transfer.
Initial Value
0
0
0
0
0
R/W
R/W
R
R/W
R/W
R/W
Description
Acknowledge Level 1
0: DACK1 high-active
1: DACK1 low-active
Reserved
This bit is always read as 0. The write value
should always be 0.
DREQ0 Select
0: Low-level detection
1: Falling-edge detection
Request Check Level 0
0: DRAK0 high-active
1: DRAK0 low-active
Acknowledge Level 0
0: DACK0 high-active
1: DACK0 low-active
Rev. 2.00 Feb. 12, 2010 Page 409 of 1330
2
*
3
> USB
REJ09B0554-0200

Related parts for HD6417760BL200AV