HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 361

SH4 7760, 17 X17 256BGA, LCDC, U

HD6417760BL200AV

Manufacturer Part Number
HD6417760BL200AV
Description
SH4 7760, 17 X17 256BGA, LCDC, U
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet

Specifications of HD6417760BL200AV

Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
69
Program Memory Type
ROMless
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417760BL200AV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417760BL200AV
Manufacturer:
RENENAS
Quantity:
20 000
Bit
15
14
13
12
Bit
Name
A3W2
A3W1
A3W0
Initial
Value
1
1
1
0
R/W
R/W
R/W
R/W
R
Description
Area 3 Wait Control
These bits specify the number of wait cycles to be
inserted for area 3. An external wait input is available for
SRAM and MPX interfaces and is not available for
synchronous DRAM interface. For the case where an
MPX interface setting is made, see table 10.7.
000:
001:
010:
011:
100:
101:
110:
111:
000:
001:
010:
011:
100:
101:
110:
111:
Reserved
This bit is always read as 0. The write value should
always be 0.
When SRAM interface is in use:
When synchronous DRAM interface is in use*
Inserted wait cycles
0
1
2
3
6
9
12
15
Synchronous DRAM CAS latency cycles
Setting prohibited
1*
2
3
4*
5*
Setting prohibited
Setting prohibited
2
2
2
Rev. 2.00 Feb. 12, 2010 Page 277 of 1330
RDY pin
Disabled
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
REJ09B0554-0200
1
:

Related parts for HD6417760BL200AV