HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 686

• Manufacturer Part Number: HD6417760BL200AV
• Description: SH4 7760, 17 X17 256BGA, LCDC, U
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417760BL200AV

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 69
• Program Memory Type: ROMless
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

17.4
17.4.1
The SCIF can carry out serial communication in asynchronous mode, in which synchronization is
achieved character by character and in synchronous mode, in which synchronization is achieved
with clock pulses. For details on asynchronous mode, see section 17.4.2, Operation in
Asynchronous Mode.
128-stage FIFO buffers are provided for both transmission and reception, reducing the CPU
overhead, and enabling fast and continuous communication to be performed.
SCIF_RTS and SCIF_CTS signals are also provided as modem control signals.
The serial transfer format is selected using SCSMR, as shown in table 17.4. The SCIF clock
source is determined by the combination of the C/A bit in SCSMR and the CKE1 and CKE0 bits
in SCSCR, as shown in table 17.5.
Asynchronous Mode:
• Data length: Choice of 7 or 8 bits
• Choice of parity addition and addition of 1 or 2 stop bits (the combination of these parameters
• Detection of framing errors, parity errors, receive-FIFO-data-full state, overrun errors, receive-
• Indication of the number of data bytes stored in the transmit and receive FIFO registers
• Choice of internal or external clock as SCIF clock source
Synchronous Mode:
• Data length: Fixed at 8 bits
• Detection of overrun errors during reception
• Choice of internal or external clock as SCIF clock source
Rev. 2.00 Feb. 12, 2010 Page 602 of 1330
REJ09B0554-0200
determines the transfer format and character length)
data-ready state, and breaks, during reception
When internal clock is selected: The SCIF operates on the baud rate generator clock and can
output a clock with frequency of 16 times the bit rate.
When external clock is selected: A clock with a frequency of 16 times the bit rate must be
input (the on-chip baud rate generator is not used).
When internal clock is selected: The SCIF operates on the baud rate generator clock and a
When external clock is selected: The on-chip baud rate generator is not used and the SCIF
Operation
Overview
serial clock is output to external devices.
operates on the input serial clock.