HD6417760BL200AV Renesas Electronics America, HD6417760BL200AV Datasheet - Page 673

• Manufacturer Part Number: HD6417760BL200AV
• Description: SH4 7760, 17 X17 256BGA, LCDC, U
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417760BL200AV

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 69
• Program Memory Type: ROMless
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

Notes: 1. Only 0 can be written, to clear the flag.
Bit
5
2. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit
3. As SCFTDR is a 128-byte FIFO register, the maximum number of bytes that can be
Bit Name
TDFE
is not checked.
written when TDFE = 1 is 128 − (transmit trigger set number). Data written in excess of
this will be ignored.
The upper bits of SCFDR indicate the number of data bytes transmitted to SCFTDR.
Initial Value
1
R/W
R/W*
1
Description
Transmit FIFO Data Empty
Indicates that data has been transferred from
SCFTDR to SCTSR, the number of data bytes in
SCFTDR has fallen to or below the transmit
trigger data number set by bits TTRG1 and
TTRG0 in SCFCR, and new transmit data can be
written to SCFTDR.
0: A number of transmit data bytes exceeding the
transmit trigger set number have been written to
SCFTDR
[Clearing conditions]
•
•
1: The number of transmit data bytes in SCFTDR
[Setting conditions]
•
•
does not exceed the transmit trigger set
number
When transmit data exceeding the transmit
trigger set number is written to SCFTDR after
reading TDFE = 1, and 0 is written to TDFE
When transmit data exceeding the transmit
trigger set number is written to SCFTDR by
the DMAC
Power-on reset or manual reset
When the number of SCFTDR transmit data
bytes falls to or below the transmit trigger set
number as the result of a transmit operation*
Rev. 2.00 Feb. 12, 2010 Page 589 of 1330
REJ09B0554-0200
3